I. INTRODUCTION
Over the past several years, reduction of power consumption is taking on significant importance in VLSI system design, especially for portable, battery-powered devices such as a digital cellular phone and a personal digital assistant (PDA).
One promising approach in power reduction is dynamic voltage scaling [1] [2] . In the scheme, supply voltage is reduced to the lowest possible level to achieve the lowest power consumption, since the power consumption of CMOS circuits is proportional to the square of the supply voltage. As the supply voltage decreases, the speed of CMOS circuits also decreases. Therefore, the supply voltage should be dynamically controlled based on the workload variation.
Recently, extensive studies have been carried out on the dynamic voltage scaling [1] - [5] , based on compile-time supply voltage scheduling. These approaches, however, are not suitable for real-time applications, because they do not guarantee for the program to be finished in a given time interval. Neither, it does provide the optimum supply voltage, because the workload variation of each task is not exactly known at compile-time and it is data dependent.
Moreover, in the previously published approaches, system clock frequency can have arbitrary values, which may cause interface problems to exchange data with external memories and peripheral LSI's. Especially, this interface problem becomes serious for external devices such as a cathode-ray tube (CRT), a liquid-crystal display (LCD), and a radio frequency (RF) front-end. Usually, these devices operate at a constant clock frequency so that complicated interface circuits may be needed.
A dynamic voltage scaling scheme often employs a DC-DC converter and a frequency synthesizer to control the supply voltage and clock frequency. DC-DC converters have rather slow transition delay compared with processor cycle time. The transition delay should be also taken into account, but most of the conventional approaches do not.
Voltage-frequency relationship is important in dynamic control of the supply voltage. In the conventional approaches, the relationship is stored in the form of dedicated hardware and/or customized software. The voltage-frequency relationship, however, depends strongly on the process technology and architecture, which means that hardware redesign or software recompilation is required when the generation of a processor changes.
In this paper, a novel hardware-software cooperative scheme is proposed to lower power consumption of VLSI systems. It consists of (1) a simple power control chip with an on-chip DC-DC converter and a frequency generator, (2) a simple run-time power control algorithm using software feedback loop, and (3) a device driver for considering voltage-frequency relationship of a target processor. Since the power control chip is separate from the processor, proposed scheme can be directly applied to many existing commercial processor systems.
In order to show the effectiveness of the scheme, performance evaluation is conducted using Pentium II code set and MPEG-4 video encoding [6] , which is going to be the killer application for portable systems that require real-time execution.
II. ARCHITECTURE
The outline of the proposed run-time power control scheme is shown in Fig. 1 It does not need to be redesigned for specific target processor, because all processor-dependent parameters are stored in a separate device driver program. By using the device driver that can be modified easily when the version of the target processor is changed, the proposed system guarantees the "binary-code compatibility" for any versions of the upwardcompatible processor. On the contrary, in the conventional approaches, the application program should be reprogrammed or recompiled. Moreover, in these cases, "binary-code compatibility" is not guaranteed. In the proposed power control scheme, every sync frame is divided into several timeslots. For each timeslot, target execution time T TAR is calculated, and f VAR is determined to finish the task of a given timeslot within T TAR to guarantee the real-time execution. V VAR is determined from f VAR , based on the voltage-frequency relationship of the target processor.
The proposed power control algorithm for real-time application is shown in Fig. 3 . Application program has two loops: one for the sync frame and the other for the timeslot.
The device driver program has two lookup tables: one for voltage-frequency relationship of target processor and the other for transition delay of the power control chip. These lookup tables are made after the measurement of the target processor and the power control chip.
III. SOFTWARE ALGORITHM AND HARDWARE OPERATION
A. f VAR _V VAR _calculate() Fig. 4 describes the algorithm how to determine V VAR and f VAR for each timeslot. The important point is that even for the worst case, all the tasks assigned in a sync frame should be done within that sync frame to achieve the real-time execution. The following algorithm guarantees this point. (2) Estimated worst-case execution time T fk is calculated as
... 
C. T SLP _processor_sleep()
In real-time applications, there is some idle time at the end of each sync frame, because the real execution time of each sync frame is always smaller than the worst-case execution time. Even in this case, V VAR cannot be reduced to zero lest all internal data in the processor should be lost and the interrupt signal should be neglected. The clock frequency, however, can be zero, which results in no power consumption during the idle time. For some processors in a dynamic design style that has the minimum operating frequency, the f VAR should be set equal to the minimum frequency f SLP that the power control chip can provide.
Recently, many commercial processors provide a SLEEP mode for minimum power consumption, where most part of the processor stops running and internal clock goes zero. In this case, we don't need to control the clock frequency. The power control chip makes the target processor in a SLEEP state, instead of a HOLD state. Fig. 6 shows how to make the target processor idle at the end of sync frame.
IV. PERFORMANCE EVALUATION
In order to evaluate the proposed power control scheme, we applied it to MPEG-4 video encoding, which is one of the typical real-time portable low-power applications for mobile equipments.
We created real-time MPEG-4 SP@L1 video encoding Power consumption was calculated using Eq. (1), and voltage-frequency relationship was obtained from Eq. (2), based on the alpha-power delay model [9] .
where P is total power consumption, and P SL , V SL , N SL , and f SL signify power consumption, supply voltage, execution cycles, and clock frequency of a given timeslot, respectively, V T is the threshold voltage of the processor, and α is the velocity saturation index.
Simulation conditions are summarized in Table 1 . In the modeling of the voltage-frequency relationship, V DD , V T , and α are assumed to be 2.5V, 0.5V, and 1.3, respectively, but the normalized power consumption is not sensitive to these values if the parameters are chosen in a practical range. 
V. CONCLUSION
A novel run-time power control scheme is proposed using a software feedback loop suited for real-time applications. It employs a power control chip with an on-chip DC-DC converter and a frequency synthesizer, and an embedded runtime power control algorithm using the software feedback loop.
The proposed power control scheme guarantees the realtime operation, and optimizes the supply voltage in run-time while the conventional approaches do in a compile time. It can be directly applicable to many existing processors without hardware redesign, and also has the "binary-code compatibility" for generations of a processor series. It avoids interface problems with external memories, peripheral chips and external devices, by exploiting discrete clock frequency f CLK , f CLK /2, f CLK /3, … When applied to real-time MPEG-4 SP@L1 video encoding, the proposed power control scheme is shown to achieve more than 90% power reduction compared with the fixed frequency and voltage scheme, while guaranteeing the real-time operation. Currently, hardware implementation of the proposed power control scheme is in progress.
